

	Type	L #	Hits	Search Text	DBs	Time Stamp
1	BRS	L1	1	"20030023794"	USP AT; US-P GPU B; EPO; JPO; IBM TDB	2004/09/1 5 10:45
2	BRS	L2	1	1 and coheren\$4	USP AT; US-P GPU B; EPO; JPO; IBM TDB	2004/09/1 5 10:50
3	BRS	L3	0	1 and coheren\$4 with (arbiter or "140")	USP AT; US-P GPU B; EPO; JPO; IBM TDB	2004/09/1 5 10:50
4	BRS	L4	0	1 and coheren\$4 same (arbiter or "140")	USP AT; US-P GPU B; EPO; JPO; IBM TDB	2004/09/1 5 10:51

BEST AVAILABLE COPY

	Type	L #	Hits	Search Text	DBs	Time Stamp
5	BRS	L5	1	1 and coheren\$4 same (snoop\$4)	USP AT; US-P GPU B; EPO; JPO; IBM TDB	2004/09/1 5 10:55
6	BRS	L6	1	1 and coheren\$4 same cache same (transfer\$4 or writ\$4 or move or moving)	USP AT; US-P GPU B; EPO; JPO; IBM TDB	2004/09/1 5 10:58
7	BRS	L7	1	1 and cache same (transfer\$4 or writ\$4 or move or moving) same snoop\$4	USP AT; US-P GPU B; EPO; JPO; IBM TDB	2004/09/1 5 11:02
8	BRS	L8	1	1 and cache with (transfer\$4 or writ\$4 or move or moving)	USP AT; US-P GPU B; EPO; JPO; IBM TDB	2004/09/1 5 11:14

BEST AVAILABLE COPY

	Type	L #	Hits	Search Text	DBs	Time Stamp
9	BRS	L9	1	1 and copy	USP AT; US-P GPU B; EPO; JPO; IBM TDB	2004/09/1 5 11:15
10	BRS	L10	1	1 and (buffer\$4 or queue or register\$4)	USP AT; US-P GPU B; EPO; JPO; IBM TDB	2004/09/1 5 11:20
11	BRS	L11	1	1 and cache with (dram or "130")	USP AT; US-P GPU B; EPO; JPO; IBM TDB	2004/09/1 5 11:20

BEST AVAILABLE COPY

	Type	Hits	Search Text	DBs
1	BRS	209	(multicore or multi adj2 core or (multi or plural\$3) adj3 processor or multiprocessor or (two or more) adj3 processor) same cache same coherency same (chip or circuit\$3)	USPAT; US-PGPUB; EPO; JPO; IBM_TDB
2	BRS	0	((multicore or multi adj2 core or (multi or plural\$3) adj3 processor or multiprocessor or (two or more) adj3 processor) same cache same coherency same (chip or circuit\$3)).clms.	USPAT; US-PGPUB; EPO; JPO; IBM_TDB
3	BRS	11	((multicore or multi adj2 core or (multi or plural\$3) adj3 processor or multiprocessor or (two or more) adj3 processor) same cache same coherency same (chip or circuit\$3)).ab.	USPAT; US-PGPUB; EPO; JPO; IBM_TDB
4	BRS	125	((multicore or multi adj2 core or (multi or plural\$3) adj3 processor or multiprocessor or (two or more) adj3 processor) same cache same coherency same (chip or circuit\$3)).detd.	USPAT; US-PGPUB; EPO; JPO; IBM_TDB

BEST AVAILABLE COPY

	Time Stamp
1	2004/09/14 15:38
2	2004/09/14 16:21
3	2004/09/14 15:43
4	2004/09/15 10:45

BEST AVAILABLE COPY